


Digital systems: from bits to microcontrollers

- Introduction to digital systems fundamentals
- Combinatorial digital systems
- Sequential digital systems
- Introduction to microcontrollers
- Introduction to advanced implementation platforms

Multiplexers

A multiplexer has two types of inputs, according to their role:


- control inputs, which are responsible for the selection of data inputs;
- data inputs, which provide data to be transferred to output according with value of selection.



Description of the behavior:

If (Selection = 0) then DataOut \leftarrow I0
 else if (Selection = 1) then DataOut \leftarrow I1
 else if (Selection = 2) then DataOut \leftarrow I2
 else if (Selection = 3) then DataOut \leftarrow I3


Multiplexer with 1 variable of selection



If (S0 = 0) then O <= D0
 else O <= D1


S0	D1	D0	O
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Multiplexer with 1 variable of selection




If (S0 = 0) then O <= D0
 else O <= D1

S0	D1	D0	O
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



$$O = \neg S0 D0 + S0 D1$$



Multiplexer with 1 variable of selection

S0	D1	D0	O
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1




S0	O
0	D0
1	D1

Truth table with
embedded variables

$$O = \neg S_0 D_0 + S_0 D_1$$

Multiplexer with 2 variables of selection


S1	S0	O
0	0	I0
0	1	I1
1	0	I2
1	1	I3




$$O = \neg S_1 \cdot \neg S_0 \cdot I_0 + \neg S_1 \cdot S_0 \cdot I_1 + S_1 \cdot \neg S_0 \cdot I_2 + S_1 \cdot S_0 \cdot I_3$$

Introducing an enable input

s_1	s_0	O
0	0	I0
0	1	I1
1	0	I2
1	1	I3



EN	s_1	s_0	O
0	x	x	0
1	0	0	I0
1	0	1	I1
1	1	0	I2
1	1	1	I3



Modular composition of multiplexers

Would it be possible to implement a multiplexer with two selection variables with multiplexers with one selection variable?

s_1	s_0	O
0	0	I0
0	1	I1
1	0	I2
1	1	I3

Modular composition of multiplexers


Would it be possible to implement a multiplexer with two selection variables with multiplexers with one selection variable?

s1	s0	O
0	0	I0
0	1	I1
1	0	I2
1	1	I3


MUX0

MUX1



s1	O
0	MUX0
1	MUX1



Alternative implementations





versus
!?



Multiplexer for function implementation

s1	s0	O
0	0	I0
0	1	I1
1	0	I2
1	1	I3



A	B	K
0	0	0
0	1	0
1	0	1
1	1	0


$$K = A \cdot /B$$

ABCD		K
0000	m ₀	0
0001	m ₁	0
0010	m ₂	0
0011	m ₃	0
0100	m ₄	0
0101	m ₅	0
0110	m ₆	0
0111	m ₇	1
1000	m ₈	0
1001	m ₉	1
1010	m ₁₀	1
1011	m ₁₁	1
1100	m ₁₂	1
1101	m ₁₃	1
1110	m ₁₄	1
1111	m ₁₅	1

Implementation of function K
using multiplexers with 2
selection variables.

A	B	C	D		K
0	0	0	0	m_0	0
0	0	0	1	m_1	0
0	0	1	0	m_2	0
0	0	1	1	m_3	0
0	1	0	0	m_4	0
0	1	0	1	m_5	0
0	1	1	0	m_6	0
0	1	1	1	m_7	1
1	0	0	0	m_8	0
1	0	0	1	m_9	1
1	0	1	0	m_{10}	1
1	0	1	1	m_{11}	1
1	1	0	0	m_{12}	1
1	1	0	1	m_{13}	1
1	1	1	0	m_{14}	1
1	1	1	1	m_{15}	1

MUX0 covers m_0 to m_3 .
 MUX1 covers m_4 to m_7 .
 MUX2 covers m_8 to m_{11} .
 MUX3 covers m_{12} to m_{15} .



ABCD		K
0000	m_0	0
0001	m_1	0
0010	m_2	0
0011	m_3	0
0100	m_4	0
0101	m_5	0
0110	m_6	0
0111	m_7	1
1000	m_8	0
1001	m_9	1
1010	m_{10}	1
1011	m_{11}	1
1100	m_{12}	1
1101	m_{13}	1
1110	m_{14}	1
1111	m_{15}	1

ABCD		K
0000	m_0	0
0001	m_1	0
0010	m_2	0
0011	m_3	0
0100	m_4	0
0101	m_5	0
0110	m_6	0
0111	m_7	1
1000	m_8	0
1001	m_9	1
1010	m_{10}	1
1011	m_{11}	1
1100	m_{12}	1
1101	m_{13}	1
1110	m_{14}	1
1111	m_{15}	1

MUX0

MUX1

B	C	D	MUX0
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

B	C	D	MUX1
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

A	K
0	MUX0
1	MUX1

A B C D		K
0000	m_0	0
0001	m_1	0
0010	m_2	0
0011	m_3	0
0100	m_4	0
0101	m_5	0
0110	m_6	0
0111	m_7	1
1000	m_8	0
1001	m_9	1
1010	m_{10}	1
1011	m_{11}	1
1100	m_{12}	1
1101	m_{13}	1
1110	m_{14}	1
1111	m_{15}	1

B C D	MUX0
0 0 0	0
0 0 1	0
0 1 0	0
0 1 1	0
1 0 0	0
1 0 1	0
1 1 1	1

B C D	MUX1
0 0 0	0
0 0 1	1
0 1 0	1
0 1 1	1
1 0 0	1
1 0 1	1
1 1 0	1
1 1 1	1

A	K
0	MUX0
1	MUX1

A B C D		K
0000	m_0	0
0001	m_1	0
0010	m_2	0
0011	m_3	0
0100	m_4	0
0101	m_5	0
0110	m_6	0
0111	m_7	1
1000	m_8	0
1001	m_9	1
1010	m_{10}	1
1011	m_{11}	1
1100	m_{12}	1
1101	m_{13}	1
1110	m_{14}	1
1111	m_{15}	1

B C D	MUX0
0 0 0	0
0 0 1	0
0 1 0	0
0 1 1	0
1 0 0	0
1 0 1	0
1 1 1	1

B C D	MUX1
0 0 0	0
0 0 1	1
0 1 0	1
0 1 1	1
1 0 0	1
1 0 1	1
1 1 0	1
1 1 1	1

A	K
0	MUX0
1	MUX1

A	B	C	D	m_i	K
0	0	0	0	m_0	0
0	0	0	1	m_1	0
0	0	1	0	m_2	0
0	0	1	1	m_3	0
0	1	0	0	m_4	0
0	1	0	1	m_5	0
0	1	1	0	m_6	0
0	1	1	1	m_7	1
1	0	0	0	m_8	0
1	0	0	1	m_9	1
1	0	1	0	m_{10}	1
1	0	1	1	m_{11}	1
1	1	0	0	m_{12}	1
1	1	0	1	m_{13}	1
1	1	1	0	m_{14}	1
1	1	1	1	m_{15}	1

MUX0


MUX1

LUÍS GOMES, 2014,15

Demultiplexers

A demultiplexer has two types of inputs, according to their role:

- control inputs, which are responsible for the selection of data outputs;
- data input, which provide data to be transferred to one output according with value of selection.




Description of the behavior:

If (Selection = 0) then $O_0 \leftarrow I$
 else if (Selection = 1) then $O_1 \leftarrow I$
 else if (Selection = 2) then $O_2 \leftarrow I$
 else if (Selection = 3) then $O_3 \leftarrow I$


Demultiplexer with 2 variables of selection

S1	S0	I	O0	O1	O2	O3
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	0	0	1

s1	s0	O0	O1	O2	O3
0	0	I	0	0	0
0	1	0	I	0	0
1	0	0	0	I	0
1	1	0	0	0	I




Composition of mux and demux



Introducing digital arithmetic

- Comparators
- Adders
- Basic arithmetic

Magnitude comparator




1-bit magnitude comparator

A	B	A = B	A < B	A > B
0	0	1	0	0
0	1	0	1	0
1	0	0	0	1
1	1	1	0	0

$$A=B \rightarrow A \oplus B = A \odot B$$

$$A < B \rightarrow \bar{A} \cdot B$$

$$A > B \rightarrow A \cdot \bar{B}$$



1-bit magnitude comparator

A	B	A = B	A < B	A > B
0	0	1	0	0
0	1	0	1	0
1	0	0	0	1
1	1	1	0	0

1-bit magnitude comparator

A	B	A = B	A < B	A > B
0	0	1	0	0
0	1	0	1	0
1	0	0	0	1
1	1	1	0	0

A=B	A<B	A>B
0	0	1
0	1	0
1	0	0
1	1	x

$$A > B = \overline{A=B} \cdot \overline{A < B} = \overline{A=B + A < B}$$

3-bit magnitude comparator

Input numbers: $A_2A_1A_0$ and $B_2B_1B_0$

Output (A=B)

$$(A_2 = B_2) \cdot (A_1 = B_1) \cdot (A_0 = B_0)$$

Output (A>B)


$$(A_2 > B_2) + (A_2 = B_2) \cdot (A_1 > B_1) + (A_2 = B_2) \cdot (A_1 = B_1) \cdot (A_0 > B_0)$$

Output (A<B)


$$(A_2 < B_2) + (A_2 = B_2) \cdot (A_1 < B_1) + (A_2 = B_2) \cdot (A_1 = B_1) \cdot (A_0 < B_0)$$

3-bit magnitude comparator

Output (A=B)
 $(A_2 = B_2) \cdot (A_1 = B_1) \cdot (A_0 = B_0)$



comp1bit



Output (A>B)
 $(A_2 > B_2) +$
 $(A_2 = B_2) \cdot (A_1 > B_1) +$
 $(A_2 = B_2) \cdot (A_1 = B_1) \cdot (A_0 > B_0)$

Decimal addition

$$\begin{array}{r}
 2015 \\
 + 1958 \\
 \hline
 001 \leftarrow \\
 \hline
 3973
 \end{array}$$

Decimal addition table

	0	1	2	3	4	5	6	7	8	9
0	0	1	2	3	4	5	6	7	8	9
1	1	2	3	4	5	6	7	8	9	10
2	2	3	4	5	6	7	8	9	10	11
3	3	4	5	6	7	8	9	10	11	12
4	4	5	6	7	8	9	10	11	12	13
5	5	6	7	8	9	10	11	12	13	14
6	6	7	8	9	10	11	12	13	14	15
7	7	8	9	10	11	12	13	14	15	16
8	8	9	10	11	12	13	14	15	16	17
9	9	10	11	12	13	14	15	16	17	18

Binary addition

$$\begin{array}{r}
 1011 \\
 + 110 \\
 \hline
 1110 \leftarrow \\
 \hline
 10001
 \end{array}$$

Counting sequence
 0
 1
 10
 11




2 bit addition

	0	1
0	0	1
1	1	10


3 bit addition

Inputs	Carry	Add
0 0 0	0	0
0 0 1	0	1
0 1 0	0	1
0 1 1	1	0
1 0 0	0	1
1 0 1	1	0
1 1 0	1	0
1 1 1	1	1


Pseudo-parallel adder



Half-adder




A	B	C _{out}	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




$$C_{out} = A \cdot B$$

$$S = A \oplus B = \bar{A} \cdot B + A \cdot \bar{B}$$

Full-adder



A	B	C _i	C _o	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




$$C_o = A \cdot B + A \cdot C_i + B \cdot C_i$$

$$S = \bar{A} \cdot \bar{B} \cdot C_i + \bar{A} \cdot B \cdot \bar{C}_i + A \cdot B \cdot C_i + A \cdot \bar{B} \cdot \bar{C}_i$$

$$= A \oplus B \oplus C_i$$


Decompose full-adder into half-adders

A	B	C _i	C _o	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




Decompose full-adder into half-adders



A	B	C _i	C _o	S	C1	S1	C2	S2	Co	S
0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	1	0	1
0	1	0	0	1	0	1	0	1	0	1
0	1	1	1	0	0	1	1	0	1	0
1	0	0	0	1	0	1	0	1	0	1
1	0	1	1	0	0	1	1	0	1	0
1	1	0	1	0	1	0	0	0	1	0
1	1	1	1	1	1	0	0	1	1	1





Pseudo-parallel adder



Modular composition of parallel adders



Timing diagrams



$$S = \overline{A} \cdot B + A \cdot \overline{B}$$

delays of ns (depending on selected technology)